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This article gives a quantitative analysis of electron photoemission yield from Nþ-type and
Pþ-type substrates of MOS structures. Based on this analysis, a method is presented to estimate
both the scattering length, ‘, of electrons in the image force potential well and of photoelectron
escape depth, xesc, from the semiconductor substrate. This method was used to estimate the
scattering length and the escape depth from the substrates of Al-SiO2-Si (N
þ-type and Pþ-type)
structures. It was found that for Nþ-type substrate structures the scattering in the image force
potential well has a dominating influence on the photoemission yield while for Pþ-type substrate
structures both the scattering in the image force potential well and the photoemission from the
subsurface regions of the photoemitter play important roles. It was found that the scattering length
in the image force potential well was equal to ‘¼ 6.7–6.9 nm for structures on both Nþ and Pþ
substrates, produced in the same processing conditions. For structures on Pþ substrates, the escape
depth was found to be equal to xesc¼ 8–9 nm. The scattering length, ‘, determined in this study is
considerably larger than the one reported previously (‘¼ 3.4 nm) for similar MOS structures. The
escape depth xesc determined in this study is also considerably larger than the escape depth
determined previously (xesc¼ 1.2–2.5 nm) for the external photoemission from uncovered silicon
surfaces into vacuum.VC 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4722275]
I. INTRODUCTION
Application of new materials in modern MOS devices
(high-k dielectrics, new gate materials, unconventional semi-
conductor substrates, such as GaN or SiC, etc.) necessitates
determination of their basic parameters, related to energy
band diagram of such systems. Band offsets, band gaps,
effective contact potential difference, flat-band voltage, and
other parameters have to be determined. This has generated
a renewed interest in photoelectric measurements and the
photoelectric phenomena observed in MOS structures (see,
e.g., Refs. 8 and 9). This paper deals with a property which
was observed and quantitatively characterized in the early
studies on photoemission from semiconductors into
vacuum1–6 appearing as a different electron photoemission
yield from differently doped semiconductor substrates. A
similar phenomenon has been experimentally observed in
case of the MOS systems,7,9,10 with substrates of different
types (N or P) and different doping densities. It is most pro-
nounced (and best demonstrated) in case of a higher photo-
current, at a given positive gate voltage, due to electron
photoemission from Pþ-type than from Nþ-type semicon-
ductor substrates of the same doping density.
The purpose of this work is to give a quantitative char-
acteristic of this phenomenon, allowing prediction of the
electron photoemission yield from differently doped sub-
strates of MOS structures. Taking into account significant
differences in photoemission conditions existing at the
dielectric-semiconductor interface, and at the clean semicon-
ductor surface in vacuum, special attention was given to
determination of the electron escape depth xesc, which plays
an important role in determining the yield of electron photo-
emission from a semiconductor. The value of this quantity in
case of photoemission from Si into vacuum was estimated as
xesc¼ 2.5 nm in Ref. 4 and as xesc¼ 1.2 nm in Refs. 5 and 6.
In Refs. 4 and 6, it was also assumed that these values do not
change significantly when the photon energy h changes in
the range of h¼ 5.3–6 eV. To the best of our knowledge,
the only attempt at estimating the escape depth from the sili-
con substrate of the MOS structure was reported in a short
note,10 in which it was estimated at xesc¼ 4.5 nm. No
detailed description however was given in this note of the
calculations leading to this result.
In Refs. 4 and 6, the photoemission yield, Y, vs. wave-
length, k, characteristics were used to determine the escape
depth xesc. Here, a different approach was applied, namely,
the escape depth, xesc, and the scattering length, ‘, in the
image force potential well were determined by fitting the
experimentally determined yield vs. gate voltage, Y(VG),
characteristics to the Y(VG) characteristics calculated for dif-
ferent ‘ and xesc values.
In the experimental part of this research classical, large
Al-SiO2-Si structures were used. Although such structures
are not of interest in present day electronics, they were used
for two reasons:
— To maximize the sensitivity of the photoelectric
measurements.
— To make use of the well established electrical and optical
parameters and properties of such structures.
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Throughout this paper, Boltzmann statistics is applied in
relation to the carrier concentrations in substrates of the
MOS structures under consideration, since doping density of
these substrates does not exceed 3 1018 cm3, however, for
the higher doping densities, close to 1019 cm3 or higher,
the full Fermi-Dirac statistics should be used instead of
Boltzmann statistics.11,12
When accumulation or inversion is approached in the
MOS structure, quantization of electron states in energy
bands occurs due to the narrow potential well established at
the dielectric-semiconductor interface. However, for the sili-
con doping levels and voltages applied in this work, these
effects need not be taken into account for the following
reasons.
For Nþ-type substrate structures, where accumulation
takes place, the small band bending at the silicon surface has
practically no influence on the photoemission yield, Y, in
comparison with the influence of scattering in the image
force potential well. This is evidenced by the shape of the
reduced Y vs. gate voltage, VG, characteristics shown in
Fig. 1, which does not show any influence of band bending
(as opposed to the shape of their counterparts for the Pþ-type
substrate structures, shown in Figs. 2 and 3).
For Pþ-type substrate structures, the large band bending
at the substrate surface (see Fig. 5) does influence the photo-
emission yield as reflected in the reduced Y vs. VG charac-
teristics shown in Figs. 2 and 3. However, for the gate
voltages used, inversion has not been reached and the poten-
tial well at the SiO2-Si interface was too wide to cause quan-
tization of electron states.13,14
II. THEORY
A. The yield of electron photoemission from P and
N-type substrates
Although results of this research have a wider applica-
tion, the main ideas will be explained by comparing the elec-
tron photoemission yields from substrates of MOS
structures, which differ only in the substrate type (Pþ or
Nþ). The electron photoemission yield, Y, which is the ratio
between the number of electrons contributing to the photo-
current and the number of photons impinging on the photo-
emitter is a result of two groups of processes taking place in
the semiconductor photoemitter and in the barrier region of
the dielectric.
The first group of these processes is characterized by the
probability P1 of the electron photoemission from the semi-
conductor substrate valence band, over the energy barrier EB
at the semiconductor-dielectric interface (SDI). Following
FIG. 1. Experimentally determined reduced Y vs VG values (symbols) and
the reduced Y(VG) characteristics calculated using Eq. (5) for ‘¼ 6.7 nm
(solid lines) for MOS structures on (a) wafer W1 and (b) wafer W2.
FIG. 2. Comparison of experimentally obtained reduced yield vs. gate volt-
age characteristics for MOS structures on (a) Nþ wafer W1 and Pþ wafer
W3, and (b) Nþ wafer W2 and Pþ wafer W4. Straight lines connect the sym-
bols representing measurement results.
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Ref. 15, it is widely accepted9,16,17 that this probability is
given by the relation
P1 ¼ Aðh  EB þ mV1=2I Þ3; (1)
where h is the photon energy of light causing photoemis-
sion, VI is the voltage drop in the dielectric layer, A is a
function of h, but does not depend on VI.
18 Taking, z, as a
coordinate perpendicular to the SDI, with z¼ 0 at the SDI
and z¼ zI at gate dielectric interface (hence zI is dielectric
thickness), the m coefficient which is a constant for any par-
ticular MOS structure is given by
m ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
q
4peie0zI
r
; (2)
here ei is the relative (optical) permittivity of the dielectric,
e0 is the permittivity of free space, and q is the electron
charge.
The second group of processes takes place in the dielec-
tric between the SDI at z¼ 0 and the plane at z¼ z0 at which
the barrier reaches its maximum value. In the region between
the SDI and z¼ z0, electrons injected from the semiconduc-
tor substrate are scattered in the image force potential well
and as a result some of them will not contribute to the photo-
current, being returned to the semiconductor substrate. The
probability P2 of overcoming these scattering events by elec-
trons photoinjected into the dielectric is given by19
P2 ¼ C1expðz0=‘Þ; (3)
where ‘ is the electron scattering length, C1 is a constant,
and z0 is given by
9,19
z0 ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
qzI
16peie0VI
r
: (4)
As a consequence of the above, it is commonly accepted
that the photoemission yield Y, in case of electron photoem-
ission from the semiconductor substrate is given by the
relation9
Y ¼ CðhÞðh  EB þ mV1=2I Þ3expðz0=‘Þ: (5)
It should be noted, however, that the influence of band bend-
ing at the semiconductor surface on the photoemission yield
has not been taken into account in Eq. (5). However, the
band bending does have an influence on the photoemission
yield, which results from the following. The light illuminat-
ing the MOS structure penetrates to a certain depth into the
semiconductor substrate. Taking x as a coordinate perpendic-
ular to the SDI with x¼ 0 at the SDI and increasing with
increasing depth into the substrate, electrons photo excited in
a substrate layer of thickness dx at a distance x from the SDI
have to surmount a barrier which is lower by DEB(x) then
the barrier EB at x¼ 0, as illustrated in Fig. 4. Hence, Eq. (5)
should be complemented by taking into account the influence
of DEB(x) on photoemission yield, as shown below
YðxÞ ¼ CðhÞðh  EB þ mV1=2I þ DEBðxÞÞ3expðz0=‘Þ:
(6)
To determine the influence of DEB(x) on the photoemission
yield, consider the following:
FIG. 3. Experimentally determined reduced Y vs VG values (symbols) and
the reduced Y(VG) characteristics calculated using Eq. (11) (solid lines) for
MOS structures on (a) wafer W3 and (b) wafer W4. In calculations of the
reduced Y vs. VG characteristics, values of ‘¼ 6.7 nm, xesc¼ 9 nm were
used for structures on W3 wafer and values of ‘¼ 6.9 nm, xesc¼ 8 nm were
used for structures on W4 wafer.
FIG. 4. Band diagram of the dielectric-semiconductor interface showing
that the electron photo excited at a distance x from the interface may have to
overcome a lower (by DEB(x)) barrier to get into the conduction band of the
dielectric than the electron photo excited at x¼ 0.
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The number of electrons n(x) photo excited at depth x in
the substrate is proportional to the light intensity i(x) which
penetrates the distance x into the semiconductor
nðxÞ ¼ C2iðxÞ; (7)
where C2 is a constant and i(x) is given by
iðxÞ ¼ ið0ÞexpðaxÞ; (8)
here i(0) is the light intensity at the SDI (at x¼ 0) and a is
the absorption coefficient of the semiconductor substrate,
given by
a ¼ 4pk
k
; (9)
where k is the extinction coefficient and k is the wavelength
of light. The k(k) characteristics are known for commonly
used semiconductors.20 Both i(0) and a are further assumed
to be the same for N and P-type semiconductors of the same
doping density.
Another fact that has to be taken into account is that,
due to scattering, only a part of the electrons photo excited at
depth x in the semiconductor arrives at the SDI and may
attempt to overcome the potential barrier. The probability
that n electrons photo excited at depth x will be able to reach
SDI is given by4
P3 ¼ nðxÞexpðx=xescÞ ¼ C3ið0Þexp½ðaþ 1=xescÞx; (10)
where C3 is a constant and xesc is the escape depth of elec-
trons, which we will try to determine in this investigation.
Taking the above considerations into account, Eq. (6)
may be replaced by
Y ¼ CðhÞB expðz0=‘Þ; (11)
where B is a function which will be determined now. The el-
ementary component of this function is given by
dBðxÞ ¼ ðh  EB þ mV1=2I þ DEBðxÞÞ3
exp½ðaþ 1=xescÞxdx: (12)
Hence
B¼
ð1
0
ðhEBþmV1=2I þDEBðxÞÞ3exp½ðaþ 1=xescÞxdx:
(13)
To calculate the value of B, one has to find the DEB(x) func-
tion which directly depends on the potential profile /(x) (or
the band bending) in the semiconductor and is given by
DEBðxÞ ¼ /ð0Þ  /ðxÞ; (14)
where DEB(x) is expressed in eV.
Hence, determination of the potential profile /(x) will
be discussed in Sec. II B.
B. Determination of the potential profile in P and
N-type substrates of MOS structures
To determine the potential profile /(x), we start from
the relation which is valid for any MOS system with a metal
gate
VG ¼ /ð0Þ þ VI þ /MS; (15)
in which VG is the gate potential, VI is the voltage drop in
the dielectric, /MS is the effective contact potential differ-
ence between the gate and the substrate, and /(0) is the sur-
face potential of the semiconductor /(x¼ 0), as shown in
Fig. 5.
The value of VI in a real MOS structure is given by
VI ¼ QS þ Qeff
CI
; (16)
where QS is the semiconductor surface charge, Qeff is the
effective charge of the dielectric, and CI is the capacitance of
the dielectric layer.
For a given MOS structure of known /MS, Qeff, and CI
values, a matrix of correspondence between /(0) and VG
values can be established. This is done by assuming a set of
/(0) values, calculating by standard methods the correspond-
ing QS values and the values of VI using Eq. (16), which
allows determination of VG using Eq. (15). The so estab-
lished correspondence between the sets of /(0) and VG val-
ues can be accurately approximated by an analytic function
g, such that
/ð0Þ ¼ gðVGÞ; (17)
which allows immediate determination of semiconductor
surface potential /(0), for a given gate voltage VG.
FIG. 5. Illustration of different band bendings in Nþ (/N(x)) and P
þ-type
(/P(x)) silicon substrates of the same doping density N¼ 2 1018 cm3, cal-
culated for the Al-SiO2-Si system, with SiO2 layer thickness tox¼ 60 nm at
the gate voltage VG¼ 9V. The assumed effective oxide charge density is
Qeff/q¼ 2 1011 cm2 and the effective contact potential difference is
/MS(N)¼ 0.03V for the Nþ-type substrate and /MS(P)¼0.96V for the
Pþ-type substrate.
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The shape of the potential barrier /(x) can be found
using the relation12
x
LD
¼
ðu
uð0Þ
duﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
euFðeu þ u1Þ þ euFðeuu1Þp ; (18)
in which
u ¼ uðxÞ ¼ q/ðxÞ
kBT
and uF ¼ q/F
kBT
; (19)
where q is the electron charge, /F is Fermi potential in the
semiconductor, kB is the Boltzmann constant, T is the tem-
perature, and LD is the intrinsic Debye length of the semi-
conductor, given by
LD ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
erse0kBT
2q2ni
s
: (20)
Here, ers is the relative electrical permittivity of the semicon-
ductor, e0 is the electrical permittivity of free space, kBT/q is
the diffusion potential, and ni is the semiconductor intrinsic
carrier concentration.
Numerical integration of Eq. (18) for a set of u values
(between u¼ u(x¼ 0) and u¼ 0) establishes the correspon-
dence between u and x values. This allows, making also use
of Eq. (19), to determine the analytic function /(x) approxi-
mating the shape of the potential distribution.
It has to be stressed here that /(x) distributions in P and
N-type semiconductor substrates of the same doping density
and at the same gate voltage are quite different, as illustrated
in Fig. 5 for Pþ and Nþ-type substrates. Once the potential
distribution, /(x), has been determined, the DEB(x) function
can be found using Eq. (14) and used in Eq. (13) to deter-
mine the B value and subsequently the photoemission yield
Y from Eq. (11).
III. EXPERIMENTAL
The samples used in this investigation were Al-SiO2-Si
structures with circular gates of 1mm diameter and with gate
thickness tAl 20 nm. A series of heavily phosphorus doped
and heavily boron doped silicon wafers of (111) orientation
were used as substrates of the MOS structures to be used in
this investigation. After the initial cleaning sequence, the
wafers were thermally oxidized in dry oxygen at a tempera-
ture T¼ 1000 C, with a 10min post oxidation annealing in
nitrogen, to grow a SiO2 layer of thickness tox 70 nm. Alu-
minum metallization was sputtered on the front side and pat-
terned by photolithography. Backside oxide was etched off
and aluminum contact was sputtered on the backside. Post
metallization annealing was carried out for 20min in the
forming gas atmosphere, at the temperature T¼ 450 C. Af-
ter rejecting the defective structures on each of the wafers,
electrical and photoelectric measurements were made on at
least 6 MOS structures on each of the 4 wafers chosen for
this investigation, i.e., 2 (Nþ) wafers designated W1 and W2
and 2 (Pþ) wafers designated W3 and W4. Average values
were found of each parameter measured on structures of
each wafer and these average values were used in further
analysis and processing of the data.
C(V) measurements were made (on at least 6 structures
on each wafer), both in the dark and under the same illumi-
nation conditions under which photoelectric measurements
were made. From the results of dark C(V) measurements, the
oxide thickness tox was determined, as well as the substrate
doping density (ND or NA), which was determined making
use of the method based on the slope determination of
the 1/C2¼ f(VG) characteristic, as it is applied for MOS
structures.12,22,23
The thickness of the oxide was confirmed by independ-
ent spectro-ellipsometric measurement, with negligible
differences between tox values determined by both
methods. The C(V) measurements under illumination were
made to allow determination to what extent the illumina-
tion influences the surface potential /(0) in the subsequent
photocurrent measurements. Under the very low illumina-
tion level (the power of the light beam P 10 lW) used
for both photocurrent and C(V) measurements, it was
found that the change in the surface potential D/(0) caused
by illumination was D/(0) < 1mV for Nþ-type substrates
and D/(0) < 5mV for Pþ-type substrates. Hence, this in-
fluence on the surface potential was neglected in further
considerations.
Photoelectric measurements were made using the multi-
functional system for photoelectric measurements (MSPM),
described elsewhere.21 To determine the experimental
Y¼ f(VG) characteristics, photocurrent I vs. wavelength k
characteristics were first taken for different gate voltages
VG, at a constant power P of the light beam illuminating the
structure. Typical example of such I(k) characteristics is
shown in Fig. 6. The shape of these characteristics and the
wavelength k(Imax) at which the photocurrent reaches the
maximum value is determined by the optical properties of
the Al-SiO2-Si stack. Namely, the optical interference of
light in the SiO2 layer causes that the power of light absorbed
by the silicon substrate PT, changes with changing the wave-
length, while the power P of light illuminating the entire
structure is kept constant by the measurement system. This
influence of wavelength on the photocurrent can be quantita-
tively determined, as shown in Refs. 12 and 24. As shown in
Fig. 6, for MOS structures used in this investigation, the
maximum current value Imax is obtained for the wavelength
k(Imax)¼ 214 nm, i.e., for photon energy h(Imax)¼ 5.79 eV.
Further analyses and calculations are based on investigation
of the Imax vs. VG characteristics, at a constant value of pho-
ton energy h(Imax)¼ 5.79 eV.
At I¼ Imax, the relation between the photoemission yield
Y and the photocurrent Imax is given by the formula
Yðh;VGÞ ¼ ImaxhðImaxÞ
PT
; (21)
in which Imax is the maximum photocurrent value in [A], h
is the photon energy in [eV] at I¼ Imax, and PT is the light
power absorbed in the substrate in [W]. Since all photocur-
rent measurements were made at the same illumination
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conditions (same h and PT values), a direct proportionality
between Y and Imax was maintained throughout the measure-
ments. The average Imax values (for at least 6 measured
structures) were determined for the gate voltages VG¼ 2, 4,
6, 8, 10, and 12V. The gate voltage range of VG¼ 2–12V
was chosen for the following reasons. The upper voltage
limit (12V) was chosen because at that voltage the z0 value
approaches 1 nm, below which (for higher voltages) the sim-
ple image force theory applied in our analysis is no longer
valid, as indicated in Ref. 19. The lower voltage limit (2V)
was chosen because at that voltage the electric field in the
dielectric approaches 105V/cm, below which our Eqs. (5)
and (11), as well as Eqs. (15) and (16) in Ref. 19 do not cor-
rectly describe the dependence of photocurrent on the elec-
tric field in the dielectric, as shown in Refs. 25 and 26. The
average Imax values at different gate voltages were reduced
to the average Imax value for VG¼ 2V. The reduced Imax(VG)
characteristics are identical with the similarly determined
reduced Y(VG) characteristics.
The reproducibility of the reduced Y(VG) characteristic
measurement results is very good as demonstrated in
Fig. 7(a), for MOS structures on Nþ-type wafers (W1 and
W2) and in Fig. 7(b), for structures on Pþ-type wafers (W3
and W4).
IV. RESULTS AND DISCUSSION
As expected, the Y(VG) characteristics taken for struc-
tures on Pþ-type wafers are quite different from their coun-
terparts taken for structures on Nþ-type wafers, as shown in
Figs. 2(a) and 2(b). This results from the fact that in case of
the MOS structures on Pþ-type substrates, the DEB compo-
nent of Eq. (13) plays a significant role, particularly at higher
gate voltages, while for structures on Nþ-type substrates its
role is insignificant (see Fig. 5). Hence, for the structures on
Nþ-type wafers (W1 and W2), it is assumed that the Y vs.
VG characteristic behaves according to Eq. (5), while for the
structures on Pþ-type wafers (W3 and W4), the entire equa-
tion (11) applies. To compare the calculation results with the
experimental data for structures on wafers W1 and W2, the
C(h) value in Eq. (5) was chosen in such a way as to obtain
fit between the calculated and measured Y values at the low-
est gate voltage used (2V in this case). Then the reduced Y
vs. VG characteristic was determined by dividing Y values
for all gate voltages by the Y value at VG¼ 2V, so that the
reduced Y for VG¼ 2V becomes equal to 1. These reduced
Y vs. VG characteristics are further used in fitting the calcu-
lated curve with the measurement results. The best fit of
Eq. (5) to the measurement results of structures on both
W1 and W2 wafers yields the value of scattering length
‘¼ 6.7 nm, as shown in Figs. 1(a) and 1(b).
For structures on Pþ-type wafers (W3 and W4), calcula-
tions using the entire equation (11) were compared to the
measurement results as shown in Figs. 3(a) and 3(b). The
value of the B function, given by Eq. (13) was determined
by numerical integration, for a number of xesc values. To
speed up this operation, the upper integration limit was taken
as the x value at which the potential /ðxÞ falls down to 2%
of its value at the SDI (0.02 /ð0Þ). All the factors appearing
in Eq. (13) were determined as described in Sec. II, with the
barrier height at the Si-SiO2 interface taken as EB¼ 4.35 eV.
Having determined the B function for different xesc values,
the value of C(h) in Eq. (11) was again chosen in such a
way, as to obtain fit between calculated and experimental Y
values at the lowest gate voltage used (VG¼ 2V in our case)
and the reduced Y vs. VG characteristic was determined in
FIG. 6. Typical example of experimental photocurrent I vs. wavelength k
characteristics, taken for a MOS sample on Nþ substrate, at different gate
voltages VG in the vicinity of the photocurrent maximum.
FIG. 7. Comparison of experimentally obtained reduced yield vs. gate volt-
age characteristics for MOS structures on (a) Nþ wafers W1 and W2 and (b)
Pþ wafers W3 and W4. Straight lines connect the symbols representing mea-
surement results.
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the same way as it was done for structures on Nþ substrates.
The shape of the reduced Y vs. VG characteristic for struc-
tures on Pþ-type substrates depends on the relative roles
played by the scattering length, ‘, and the escape depth, xesc.
For larger, ‘, values the slope of the reduced Y vs. VG char-
acteristic decreases with increasing VG, while it increases for
the larger values of xesc. In other words, the increasing value
of, ‘, tends to make the Y(VG) characteristic more convex,
while the increasing, xesc, value tends to make it more con-
cave. This property allows determination of both the values
of the scattering length ‘ and of the escape depth xesc, which
yield the best fit of the calculated and experimental reduced
Y vs. VG characteristics. In fitting the calculated characteris-
tics to the experimental ones, it is important and helpful to
realize that the influence of the scattering length, ‘, on the
Y(VG) characteristics is the strongest for low VG values,
when the z0 value is large (see Eq. (4)), while the influence
of, xesc, is the strongest for large VG values, when the band
bending becomes large.
For structures on wafer W3, the best fit was obtained for
the scattering length ‘¼ 6.7 nm and the escape depth
xesc¼ 9 nm, while for structures on wafer W4, the values
of ‘¼ 6.9 and xesc¼ 8 nm yielded the best fit, as shown in
Figs. 3(a) and 3(b).
Various situations resulting from possible measurement
errors and possible inaccuracies in determination of parame-
ters used in calculations of the I vs. VG curves were simu-
lated to estimate the accuracy of the described method. The
reproducibility of measurement results, as well as the resolu-
tion in assessing the fit between measurement results and the
calculated curves were also taken into account in the simula-
tion procedures. As a result of these simulations, we estimate
that the accuracy of scattering length, ‘, determination is bet-
ter than6 1.0 nm and the accuracy of escape depth, xesc,
determination is better than6 2.0 nm.
V. CONCLUSIONS
The yield of electron photoemission from differently
doped substrates of MOS structures has been quantitatively
analyzed and an original method of photoelectron escape
depth xesc determination in the MOS system has been devel-
oped. This method is based on the examination of the photo-
emission yield Y vs. gate voltage VG characteristics of the
structures under investigation. Calculation procedures have
been developed allowing determination of the reduced yield
vs. gate voltage Y(VG) characteristics of such structures.
Photoelectric measurements have been made on a series of
MOS samples with Nþ and Pþ substrates and their experi-
mental Y(VG) characteristics have been determined. Both
the calculated and experimentally determined electron pho-
toemission yields were found to be higher for Pþ than for Nþ
substrate structures. As stated in the Introduction, this phe-
nomenon observed earlier, caused our attempt at quantitative
characterization of electron photoemission yields from dif-
ferently doped substrates of MOS structures.
Two physical phenomena were found to have the deci-
sive influence on the values of the photoemission yield Y
and on the shape of the reduced Y vs. gate voltage VG char-
acteristics: The electron scattering in the image force poten-
tial well, represented by the scattering length, ‘, and the
electron escape depth from the semiconductor substrate, rep-
resented by the escape depth xesc. Taking into account the
different influence of ‘ and xesc on the shape of the reduced
Y vs. VG characteristic, one can determine both the scatter-
ing length, ‘, and the escape depth, xesc, by finding the best
fit between the experimental reduced Y(VG) characteristic
and the corresponding characteristic calculated using the
relations derived in this paper.
It was found that the scattering length, ‘, has nearly the
same value of ‘¼ 6.7–6.9 nm for all the identically processed
wafers of the examined lot of samples. This fact, together
with the observation that other values of, ‘, were found for
differently processed wafers, indicates the processing de-
pendence of the scattering length, or in other words, the de-
pendence of, ‘, on the quality of the oxide layer. It is
worthwhile to notice that the, ‘, values found in this work
are larger than the value of ‘¼ 3.4 nm obtained in Ref. 19
and used by other authors since then.
In this study, the ‘ value was determined using the
photon energy of h¼ 5.79 eV while in Ref. 19 the photon
energy of 5.0 eV was used. Hence, the ‘ value determined
in this work may (potentially) differ from the one deter-
mined at 5.0 eV. It was pointed out however in Ref. 19, as
well as in, e.g., Refs. 27 and 28, that with increasing
energy of excited electrons more intensive scattering takes
place, hence ‘ becomes shorter. This means that if our
measurements were made at 5.0 eV, we could have
obtained still higher values of ‘. This leaves us with the
conclusion that the scattering lengths in the structures used
in our work are longer than in the structures under consid-
eration in Ref. 19.
The escape depth determined for the structures on
Pþ-type substrates was found to be xesc¼ 8–9 nm being sig-
nificantly larger than the values of xesc¼ 1.2–2.5 nm deter-
mined previously for external photoemission from silicon
into vacuum,4–6 it is also larger than the value of
xesc¼ 4.5 nm estimated in Ref. 10. These results suggest a
difference in the structure of the sub-surface layers of oxi-
dized silicon and of the sub-surface layers of silicon with the
uncovered surface exposed to vacuum.
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